## Routers Technologies & Evolution for High-Speed Networks

C. Pham Université de Pau et des Pays de l'Adour http://www.univ-pau.fr/~cpham

Congduc.Pham@univ-pau.fr



Router Evolution slides from Nick McKeown, Pankaj Gupta

> nickm@stanford.edu www.stanford.edu/~nickm



## "The Internet is a mesh of routers" IP Core router The Internet Core IP Edge Router



# Now, the Internet is a mesh of routers mostly interconnected by SONET/SDH



## Where high performance packet switches are used



## Ex: Points of Presence (POPs)



### What a Router Looks Like

Cisco GSR 12416

Juniper M160



## **Basic Architectural Components**



#### Basic Architectural Components Datapath: per-packet processing



## Routing constraints

Year	Throughput (Gbps)	40B (Mpps)	84B (Mpps)	354B (Mpps)
1997-98	0.155	0.48	0.23	0.054
1998-99	0.622	1.94	0.92	0.22
1999-00	2.5	7.81	3.72	0.88
2000-01	10.0	31.25	14.88	3.53
2002-03	40.0	125	59.52	14.12
2010	200	625	297.6	70.6
2016	1000	3125	1488	353
GEthernet	1.0	3.13	1.49	0.35

## Flow-aware vs Flow-unaware Routers

- Flow-aware router: keeps track of flows and perform similar processing on packets in a flow
- Flow-unaware router (packet-bypacket router): treats each incoming packet individually

## Special Processing Requires Identification of Flows

- All packets of a flow obey a pre-defined rule and are processed similarly by the router
- E.g. a flow = (src-IP-address, dst-IPaddress), or a flow = (dst-IP-prefix, protocol) etc.
- Router needs to identify the flow of every incoming packet and then perform appropriate special processing

## Examples of special processing

- Filtering packets for security reasons
- Delivering packets according to a preagreed delay guarantee
- Treating high priority packets preferentially
- Maintaining statistics on the number of packets sent by various routers

### **Memory limitation**



Added by C. Pham

## First Generation Routers



#### First Generation Routers Queueing Structure: Shared Memory

Numerous work has proven and Input 1 made possible: Fairness Delay Guarantees Delay Variation Control - Loss Guarantees Input 2 - Statistical Guarantees Large, single dynamically allocated memory buffer: Input N N writes per "cell" time N reads per "cell" time. Limited by memory bandwidth.

## Limitations (1)

- First generation router built with 133 MHz Pentium
  - Instruction time is 7.51ns
  - Mean packet size 500 bytes
  - Interrupt is 10  $\mu$ s, memory access take 50 ns
  - Per-packet processing time is 200 instructions =  $1.504 \mu s$

#### • Copy loop

```
register <- memory[read_ptr]
memory [write_ptr] <- register
read_ptr <- read_ptr + 4
write_ptr <- write_ptr + 4
counter <- counter -1
if (counter not 0) branch to top of loop</pre>
```

- 4 instructions + 2 memory accesses = 130.08 ns
- Copying packet takes 500/4 \*130.08 = 16.26  $\mu$ s; interrupt 10  $\mu$ s
- Total time = 27.764  $\mu$ s => speed is 144.1 Mbps
- Amortized interrupt cost balanced by routing protocol cost

## Limitations (2)

- First generation router built with 4 GHz i7
  - Instruction time is 0.25 ns
  - Mean packet size 500 bytes
  - Negligible interrupt~0, memory access take 5 ns
  - Per-packet processing time is 200 instructions = 50 ns

#### • Copy loop

```
register <- memory[read_ptr]
memory [write_ptr] <- register
read_ptr <- read_ptr + 8
write_ptr <- write_ptr + 8
counter <- counter -1
if (counter not 0) branch to top of loop</pre>
```

- 4 instructions + 2 memory accesses = 11 ns
- Copying packet takes 500/8 \*11 = 687.5 ns
- Total time = 687.5 ns => speed is 5.8 Gbps

## Second Generation Routers



## Second Generation Routers

#### As caching became ineffective



## Second Generation Routers

Queueing Structure: Combined Input and Output Queueing



## **Third Generation Routers**

**Third generation switch provides parallel paths (fabric)** 



## Third Generation Routers Queueing Structure



#### Review: crossbar, general design

- Simplest possible spacedivision switch
- Crosspoints can be turned on or off, long enough to transfer a packet from an input to an output
- Expensive
  - need N2 crosspoints
  - time to set each crosspoint grows quadratically



#### **Switch Fabrics: Buffered crossbar (packets)**

- What happens if packets at two inputs both want to go to same output?
- Can defer one at an input buffer
- Or, buffer cross-points: complex arbiter



#### Switch fabric element

- Goal: towards building "self-routing" fabrics
- Can build complicated fabrics from a simple element



- Routing rule: if 0, send packet to upper output, else to lower output
  - If both packets to same output, buffer or drop

#### Multistage crossbar

- In a crossbar during each switching time only one cross-point per row or column is active
- Can save crosspoints if a cross-point can attach to more than one input line
- This is done in a multistage crossbar





ATM has boosted research on high-performance switches

C. Pham, University of Pau, France

#### **Batcher-Banyan switch** Batcher switch Banyan switch -11 10:



*a* same direction than arrow if *a* > *b*, *a* opposite direction if a is alone

iversity of Pau, France

#### **Buffer management**

#### Input buffers



#### Output buffer



C. Pham, University of Pau, France





C. Pham, University of Pau, France



C. Pham, University of Pau, France

#### **CIDR/VLSM lookup**

Find the most specific route, or the longest matching prefix among all the prefixes matching the destination address of an incoming packet





C. Pham, University of Pau, France



C. Pham, University of Pau, France

#### **Virtual Circuit**



C. Pham, University of Pau, France

#### Setting up a virtual circuit (1)



#### Setting up a virtual circuit (2)



#### Link failure with virual circuit



#### Using virtual circuit to decrease lookup cost

- Introduced by X.25, Frame Relay, ATM
- Use labels to forward packets/cells



C. Pham, University of Pau, France



- A VPC = 1 VP or a concatenation of several VPs.
- A VCC = 1 VC or a concatenation of several VCs.
- A VP contains several VCs

#### Avantages

- Simple connection setup for most used paths
- Easy definition of Virtual Private Networks (VPN),
- Simplier traffic management: traffics with different constraints can be transported in different VPs for isolation.



C. Pham, University of Pau, France

#### **Advantages of VP and VC hierarchy**



- Re-routing a VP automatically re-routes all VCs of the VP
- Towards Traffic Engineering!!

## **Optics in routers**



## **Complex linecards**

#### Typical IP Router Linecard



#### 10Gb/s linecard:

- Number of gates: 30M
- Amount of memory: 2Gbits
- \* Cost: >\$20k
- Power: 300W

## Replacing the switch fabric with optics

